View MC100EP196B_4740048.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MC100EP196B 3.3 V ECL Programmable Delay Chip With FTUNE
Descriptions
The MC100EP196B is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar architecture to the EP195 with the added feature of further tunability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCC to VEE to fine tune the output delay from 0 to 60 ps. The delay section consists of a programmable matrix of gates and multiplexers as shown in the logic diagram, Figure 3. The delay increment of the EP196B has a digitally selectable resolution of about 10 ps and a net range of up to 10.4 ns. The required delay is selected by the 10 data select inputs D[9:0] values and controlled by the LEN (Pin 10). A LOW level on LEN allows a transparent LOAD mode of real time delay values by D[9:0]. A LOW to HIGH transition on LEN will LOCK and HOLD current values present against any subsequent changes in D[10:0]. The approximate delay values for varying tap numbers correlating to D0 (LSB) through D9 (MSB) are shown in Table 6 and Figure 4. The IN/IN inputs can accept LVPECL (SE or Diff), or LVDS level signals. Because the MC100EP196B is designed using a chain of multiplexers it has a fixed minimum delay of 2.2 ns. An additional pin D10 is provided for controlling Pins 14 and 15, CASCADE and CASCADE, also latched by LEN, in cascading multiple PDCs for increased programmable range. The cascade logic allows full control of multiple PDCs. Switching devices from all "1" states on D[0:9] with SETMAX LOW to all "0" states on D[0:9] with SETMAX HIGH will increase the delay equivalent to "D0", the minimum increment. Select input pins D[10:0] may be threshold controlled by combinations of interconnects between VEF (pin 7) and VCF (pin 8) for receiving LVCMOS, ECL, or LVTTL level signals. For LVCMOS input levels, leave VCF and VEF open. For ECL operation, short VCF and VEF (Pins 7 and 8). For LVTTL level operation, connect a 1.5 V supply reference to VCF and leave open VEF pin. The 1.5 V reference voltage at the VCF pin can be accomplished by placing a 2.2 kW resistor between VCF and VEE for a 3.3 V power supply. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The 100 Series contains temperature compensation.
Features
http://onsemi.com MARKING DIAGRAMS*
LQFP-32 FA SUFFIX CASE 873A
MC100 EP196B AWLYYWWG 32 1
1
1
32
QFN32 MN SUFFIX CASE 488AM A L Y W G
MC100 EP196B ALYWG
= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package
*For additional marking information, refer to Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.
* * * * * *
Maximum Input Clock Frequency >1.2 GHz Typical Programmable Range: 0 ns to 10 ns Delay Range: 2.2 ns to 12.4 ns 10 ps Increments Linearity 40 ps max PECL Mode Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V
* NECL Mode Operating Range: * * * * *
1
VCC = 0 V with VEE = -3.0 V to -3.6 V IN/IN Inputs Accept LVPECL, LVNECL, LVDS Levels A Logic High on the EN Pin Will Force Q to Logic Low D[10:0] Can Select Either LVPECL, LVCMOS, or LVTTL Input Levels VBB Output Reference Voltage These are Pb-Free Devices
Publication Order Number: MC100EP196B/D
(c) Semiconductor Components Industries, LLC, 2008
April, 2008 - Rev. 1
MC100EP196B
VEE D7 D6 D5 D4 D3 D2 26 D1 25 24 23 22 VEE D0 VCC Q Q VCC VCC FTUNE 21 20 19 18 17 9 10 11 12 13 14 15 16 EN D1
25 24 23 22 21
32 D8 D9 D10 IN IN VBB VEF VCF 1 2 3 4 5 6 7 8
31
30
29
28
27
MC100EP196B
SETMAX
SETMIN
CASCADE D3
27
Warning: All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation.
Figure 1. 32-Lead LQFP (Top View)
32
31
30
29
28
CASCADE D2
26
LEN
VEE
VCC VEE
D6
D5
D4
D7
1 2 3 4
D8 D9 D10 IN IN VBB VEF VCF
VEE D0 VCC Q Q VCC VCC FTUNE
MC100EP196B
5 6 7 8 9 10 11 12 13 14 15 16 20 19 18 17
VEE
Figure 2. 32-Lead QFN (Top View)
LEN
SETMIN
http://onsemi.com
2
SETMAX
VCC
CASCADE
CASCADE
EN Exposed Pad (EP)
MC100EP196B
Table 1. PIN DESCRIPTION
Pin 23, 25, 26, 27, 29, 30, 31, 32, 1, 2 3 4 5 6 7 8 9, 24, 28 Name D[0:9] I/O LVCMOS, LVTTL, ECL Input LVCMOS, LVTTL, ECL Input LVPECL, LVDS LVPECL, LVDS - - - - Default State Low Description Single-Ended Parallel Data Inputs [0:9]. Internal 75 kW to VEE. (Note 1) Single-Ended CASCADE/CASCADE Control Input. Internal 75 kW to VEE. (Note 1) Noninverted Differential Input. Internal 75 kW to VEE. Inverted Differential Input. Internal 75 kW to VEE. ECL Reference Voltage Output Reference Voltage for ECL Mode Connection LVCMOS, ECL, OR LVTTL Input Mode Select Negative Supply Voltage. All VEE Pins must be Externally Connected to Power Supply to Guarantee Proper Operation. (Note 2) Positive Supply Voltage. All VCC Pins must be externally Connected to Power Supply to Guarantee Proper Operation. (Note 2) Single-ended D pins LOAD / HOLD input. Internal 75 kW to VEE. Single-ended Minimum Delay Set Logic Input. Internal 75 kW to VEE. (Note 1) Single-ended Maximum Delay Set Logic Input. Internal 75 kW to VEE. (Note 1) Inverted Differential Cascade Output for D[10]. Typically Terminated with 50 W to VTT = VCC - 2 V. Noninverted Differential Cascade Output. for D[10] Typically Terminated with 50 W to VTT = VCC - 2 V. Single-ended Output Enable Pin. Internal 75 kW to VEE. Fine Tune Input Noninverted Differential Output. Typically Terminated with 50 W to VTT = VCC - 2 V. Inverted Differential Output. Typically Terminated with 50 W to VTT = VCC - 2 V.
D[10] IN IN VBB VEF VCF VEE
Low Low High - - - -
13, 18, 19, 22
VCC
-
-
10 11 12 14 15 16 17 21 20
LEN SETMIN SETMAX CASCADE CASCADE EN FTUNE Q Q
ECL Input ECL Input ECL Input ECL Output ECL Output ECL Input Analog Input ECL Output ECL Output
Low Low Low - - Low - - -
1. SETMIN will override SETMAX if both are high. SETMAX and SETMIN will override all D[0:10] inputs. 2. All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation.
http://onsemi.com
3
MC100EP196B
Table 2. CONTROL PIN
Pin EN State LOW (Note 3) Function Input Signal is Propagated to the Output
HIGH
LEN LOW (Note 3) HIGH SETMIN LOW (Note 3) HIGH SETMAX LOW (Note 3) HIGH D10 LOW (Note 3) HIGH
Output Holds Logic Low State
Transparent or LOAD mode for real time delay values present on D[0:10]. LOCK and HOLD mode for delay values on D[0:10]; further changes on D[0:10] are not recognized and do not affect delay. Output Delay set by D[0:10] Set Minimum Output Delay Output Delay set by D[0:10] Set Maximum Output Delay CASCADE Output LOW, CASCADE Output HIGH CASCADE Output LOW, CASCADE Output HIGH
3. Internal pulldown resistor will provide a logic LOW if pin is left unconnected.
Table 3. CONTROL D[0:10] INTERFACE VCF VCF
VCF VEF Pin (Note 4) No Connect 1.5 V $ 100 mV ECL Mode LVCMOS Mode LVTTL Mode (Note 5)
4. Short VCF (pin 8) and VEF (pin 7). 5. When Operating in LVTTL Mode, the reference voltage can be provided by connecting an external resistor, RCF (suggested resistor value is 2.2 kW $5%), between VCF and VEE pins.
Table 4. DATA INPUT ALLOWED OPERATING VOLTAGE MODE TABLE
CONTROL DATA SELECT INPUTS PINS (D [0:10]) POWER SUPPLY PECL Mode Operating Range NECL Mode Operating Range LVCMOS YES N/A LVTTL YES N/A LVPECL YES N/A LVNECL N/A YES
Table 5. ATTRIBUTES
Characteristics Internal Input Pulldown Resistor ESD Protection (R1) Human Body Model Machine Model Charged Device Model Value 75 kW > 2 kV > 100 V > 2 kV Pb-Free Pkg Level 1 Level 2 UL 94 V-0 @ 0.125 in 1237 Devices
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 6) QFN-32 LQFP-32 Flammability Rating Oxygen Index: 28 to 34 Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 6. For additional information, see Application Note AND8003/D.
http://onsemi.com
4
FTUNE 0 512 GD* 1 1 1 1 1 1 1 1 256 GD* 128 GD* 64 GD* 32 GD* 16 GD* 8 GD* 4 GD* 2 GD* 0 0 0 0 0 0 0 0 1 1 GD* 0 1 1 GD* 0 1
IN
Q Q
IN
EN
LEN 10 BIT LATCH
SET MIN
SET MAX
Figure 3. Logic Diagram
http://onsemi.com
D9 D8 D7 D6 D5 D4 D3 CASCADE Latch CASCADE D10
MC100EP196B
5
VBB
VCF
D2
D1
D0
VEF *GD = (GATE DELAY) APPROXIMATELY 10 ps DELAY PER GATE (FIXED MINIMUM DELAY APPROX. 2.4 ns)
VEE
MC100EP196B
Table 6. THEORETICAL DELAY VALUES
D(9:0) Value XXXXXXXXXX 0000000000 0000000001 0000000010 0000000011 0000000100 0000000101 0000000110 0000000111 0000001000 0000010000 0000100000 0001000000 0010000000 0100000000 1000000000 1111111111 XXXXXXXXXX *Fixed minimum delay not included. SETMIN H L L L L L L L L L L L L L L L L L SETMAX L L L L L L L L L L L L L L L L L H Programmable Delay* 0 ps 0 ps 10 ps 20 ps 30 ps 40 ps 50 ps 60 ps 70 ps 80 ps 160 ps 320 ps 640 ps 1280 ps 2560 ps 5120 ps 10230 ps 10240 ps
Table 7. TYPICAL FTUNE DELAY PIN
Input Range VCC-VEE (V) Output Range 0 - 60 (ps)
http://onsemi.com
6
MC100EP196B
15000 14000 13000 12000 11000 10000 DELAY ( ps) 9000 8000 7000 6000 5000 4000 3000 2000 1000 0 0 100 200 300 400 500 600 700 800 900 1000 85C 25C
-40C
Decimal Value of Select Inputs (D[9:0])
Figure 4. Measured Delay vs. Select Inputs Table 8. MAXIMUM RATINGS
Symbol VCC VEE VI Iout IBB TA Tstg qJA Parameter Positive Mode Power Supply Negative Mode Power Supply Positive Mode Input Voltage Negative Mode Input Voltage Output Current VBB Sink/Source Operating Temperature Range Storage Temperature Range Thermal Resistance (Junction-to-Ambient) 0 lfpm 500 lfpm 0 lfpm 500 lfpm qJC Tsol Thermal Resistance (Junction-to-Case) 2S2P standard boards QFN-32 QFN-32 LQFP-32 LQFP-32 QFN-32 LQFP-32 Wave Solder Pb-Free <2 to 3 sec @ 260C Condition 1 VEE = 0 V VCC = 0 V VEE = 0 V VCC = 0 V Continuous Surge VI VCC VI VEE Condition 2 Rating 6 -6 6 -6 50 100 0.5 -40 to +85 -65 to +150 31 27 80 55 12 12 to 17 265 Unit V V V V mA mA mA C C C/W C/W C/W C/W C/W C/W C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
http://onsemi.com
7
MC100EP196B
Table 9. 100EP DC CHARACTERISTICS, PECL VCC = 3.3 V, VEE = 0 V (Note 7)
-40C Symbol IEE VOH VOL VIH Characteristic Negative Power Supply Current Output HIGH Voltage (Note 8) Output LOW Voltage (Note 8) Input HIGH Voltage (Single-Ended) LVPECL CMOS TTL LVPECL CMOS TTL Min 90 2155 1355 2075 2000 2000 1355 0 0 1775 1.4 1900 1.2 0 IN, IN 0 1875 1.5 2020 Typ 115 2280 1480 Max 170 2405 1605 2420 3300 3300 1675 800 800 1975 1.6 2150 3.3 150 150 Min 100 2155 1355 2075 2000 2000 1490 0 0 1775 1.4 1900 1.2 0 0 1875 1.5 2020 25C Typ 140 2280 1480 Max 170 2405 1605 2420 3300 3300 1675 800 800 1975 1.6 2150 3.3 150 150 Min 100 2155 1355 2075 2000 2000 1490 0 0 1775 1.4 1900 1.2 0 0 1875 1.5 2020 85C Typ 145 2280 1480 Max 175 2405 1605 2420 3300 3300 1675 800 800 1975 1.6 2150 3.3 150 150 Unit mA mV mV mV
VIL
Input LOW Voltage (Single-Ended)
mV
VBB VCF VEF VIHCMR IIH IIL
ECL Output Voltage Reference LVTTL Mode Input Detect Voltage Reference Voltage for ECL Mode Connection Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9) Input HIGH Current (@ VIH) Input LOW Current (@ VIL)
mV V mV V mA mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 7. Input and output parameters vary 1:1 with VCC. VEE can vary +0.3 V to -0.3 V. 8. All loading with 50 W to VCC - 2.0 V. 9. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.
http://onsemi.com
8
MC100EP196B
Table 10. 100EP DC CHARACTERISTICS, NECL VCC = 0 V, VEE = -3.3 V (Note 10)
-40C Symbol IEE VOH VOL VIH VIL VBB VEF VIHCMR Characteristic Negative Power Supply Current (Note 11) Output HIGH Voltage (Note 12) Output LOW Voltage (Note 12) Input HIGH Voltage (Single-Ended) LVNECL Input LOW Voltage (Single-Ended) LVNECL ECL Output Voltage Reference Reference Voltage for ECL Mode Connection Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13) Input HIGH Current (@ VIH) Input LOW Current (@ VIL) IN, IN Min 90 -1145 -1945 -1225 -1945 -1525 -1400 VEE+ 1.2 0 0 -1425 -1280 Typ 115 -1020 -1820 Max 170 -895 -1695 -880 -1625 -1325 -1250 0.0 Min 100 -1145 -1945 -1225 -1945 -1525 -1400 VEE+ 1.2 0 0 -1425 -1280 25C Typ 140 -1020 -1820 Max 170 -895 -1695 -880 -1625 -1325 -1250 0.0 Min 100 -1145 -1945 -1225 -1945 -1525 -1400 VEE+ 1.2 0 0 -1425 -1280 85C Typ 145 -1020 -1820 Max 175 -895 -1695 -880 -1625 -1325 -1250 0.0 Unit mA mV mV mV mV mV mV V
IIH IIL
150 150
150 150
150 150
mA mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 10. Input and output parameters vary 1:1 with VCC. VEE can vary +0.3 V to -0.3 V. 11. Required 500 lfpm air flow when using +5 V power supply. For (VCC - VEE) > 3.3 V, 5 W to 10 W in line with VEE required for maximum thermal protection at elevated temperatures. Recommend VCC - VEE operation at 3.8 V. 12. All loading with 50 W to VCC - 2.0 V. 13. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.
http://onsemi.com
9
MC100EP196B
Table 11. AC CHARACTERISTICS VCC = 0 V; VEE = -3.0 V to -3.6 V or VCC = 3.0 V to 3.6 V; VEE = 0 V (Note 14)
-40C Symbol fmax Voutpp tPLH tPHL Characteristic Maximum Frequency Output Voltage Amplitude Propagation Delay IN to Q; D(0-10) = 0, SETMIN IN to Q; D(0-10) = 1023, SETMAX EN to Q; D(0-10) = 0 D0 to CASCADE Programmable Range tPD (max) - tPD (min) Step Delay (Note 15) D0 High D1 High D2 High D3 High D4 High D5 High D6 High D7 High D8 High D9 High 610 2000 10900 1990 375 8950 Min Typ 1.2 820 2400 12400 2500 475 9950 10 16 32 65 155 310 620 1200 2500 4900 7.0 7.0 11 25 200 500 300 200 400 300 400 350 -40 -550 100 50 -320 -150 180 220 0.9 1.9 150 800 2.0 5.0 1200 150 90 200 500 300 200 400 300 400 350 2800 13900 2990 575 10950 610 2150 11500 2130 400 9450 Max Min 25C Typ 1.2 820 2500 13000 2600 500 10450 11 18 33 72 166 325 650 1300 2600 5200 7.0 7.0 11 25 -40 -590 100 40 -350 -170 200 250 1.1 2.6 800 2.0 5.0 1200 150 90 200 500 300 200 400 300 400 350 2950 14500 3130 600 11450 610 2250 12250 2380 425 10110 Max Min 85C Typ 1.2 820 2700 13750 2800 525 11100 15 26 46 92 195 370 720 1400 2800 5500 7.0 7.0 11 25 -40 -650 120 30 -400 -200 210 260 1.2 3.3 800 2.0 5.0 1200 90 3050 15250 3380 625 12110 Max Unit GHz mV ps
tRANGE Dt
ps ps
NLIN
Non-Linearity (Notes 16 and 17) 0 to 511 decimal values for D[9:0] range 512 to 1023 dec. values for D[9:0] range 1 to 1023 decimal values for D[9:0] range Duty Cycle Skew (Note 18) |tPHL-tPLH| Setup Time D to LEN D to IN (Note 19) EN to IN (Note 20) LEN to D IN to EN (Note 21) EN to IN (Note 22) SET MAX to LEN SET MIN to LEN
ps
tSKEW ts
ps ps
th
Hold Time
ps
tR
Release Time
ps
tjitter
RMS Random Clock Jitter @ 1.2 GHz IN to Q; D(0:10) = 0 or SETMIN IN to Q; D(0:10) = 1023 or SETMAX Input Voltage Swing (Differential Configuration) Output Rise/Fall Time @ 50 MHz 20-80% (Q) 20-80% (CASCADE)
ps
VPP tr tf
mV ps
85 110
115 160
140 210
100 120
120 175
140 230
100 120
130 190
165 250
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 14. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 W to VCC - 2.0 V. 15. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range. 16. Deviation from a linear delay (actual Min to Max) in the 1024 programmable steps. 17. For NLIN, Max temperature is 70C. 18. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output. 19. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set. 20. This setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than 75 mV to that IN/IN transition. 21. This hold time is the minimum time that EN must remain asserted after a negative going IN or positive going IN to prevent an output response greater than 75 mV to that IN/IN transition. 22. This release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets the specified IN to Q propagation delay and transition times.
http://onsemi.com
10
MC100EP196B
IN VINPP = VIH(D) - VIL(D) IN Q VOUTPP = VOH(Q) - VOL(Q) Q tPHL tPLH
Figure 5. AC Reference Measurement
Using the FTUNE Analog Input The analog FTUNE pin on the EP196 device is intended to add more delay in a tunable gate to enhance the 10 ps resolution capabilities of the fully digital EP196. The level of resolution obtained is dependent on the voltage applied to the FTUNE pin. To provide this further level of resolution, the FTUNE pin must be capable of adjusting the additional delay finer than the 10 ps digital resolution (See Logic Diagram). This requirement is easily achieved because a 60 ps additional delay can be obtained over the entire FTUNE voltage range (See Figure 6). This extra analog range ensures that the
90 80 70 60 DELAY (ps) 50 40 30 20 10 0 VCC = 0 V VEE = -3.3 V
FTUNE pin will be capable even under worst case conditions of covering a digital resolution. Typically, the analog input will be driven by an external DAC to provide a digital control with very fine analog output steps. The final resolution of the device will be dependent on the width of the DAC chosen. To determine the voltage range necessary for the FTUNE input, Figure 6 should be used. There are numerous voltage ranges which can be used to cover a given delay range; users are given the flexibility to determine which one best fits their designs.
25C
-40C
85C
-10 -3.3 -2.97 -2.64 -2.31 -1.98 -1.65 -1.32 -0.99 VEE FTUNE VOLTAGE (V)
-0.66 -0.33
0 VCC
Figure 6. Typical EP196B Delay versus FTUNE Voltage
Cascading Multiple EP196Bs To increase the programmable range of the EP196B, internal cascade circuitry has been included. This circuitry allows for the cascading of multiple EP196Bs without the need for any external gating. Furthermore, this capability requires only one more address line per added EP196B. Obviously, cascading multiple programmable delay chips will result in a larger programmable range: however, this increase is at the expense of a longer minimum delay. Figure 7 illustrates the interconnect scheme for cascading two EP196Bs. As can be seen, this scheme can easily be
expanded for larger EP196B chains. The D10 input of the EP196B is the CASCADE control pin. With the interconnect scheme of Figure 7 when D10 is asserted, it signals the need for a larger programmable range than is achievable with a single device and switches output pin CASCADE HIGH and pin CASCADE LOW. The A11 address can be added to generate a cascade output for the next EP196B. For a 2-device configuration, A11 is not required.
http://onsemi.com
11
MC100EP196B
Need if Chip #3 is used
ADDRESS BUS
A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
D7 D8 D9 D10 INPUT IN IN VBB VEF
D6
D5
D4
VEE
D3
D2
D1 VEE D0
D7 D8 D9 D10 IN IN VBB VEF
D6
D5
D4
VEE
D3
D2
D1 VEE D0
EP196B CHIP #2
VCC Q Q VCC VCC CASCADE CASCADE
EP196B CHIP #1
VCC Q Q VCC VCC CASCADE CASCADE OUTPUT
SETMAX
SETMIN
SETMIN
VCF LEN VEE
NC EN
VCF LEN VEE
SETMAX
NC EN
VCC
Figure 7. Cascading Interconnect Architecture
http://onsemi.com
12
VCC
MC100EP196B
An expansion of the latch section of the block diagram is pictured in Figure 8. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D10 of chip #1 in Figure 7 is LOW this device's CASCADE output will also be low while the CASCADE output will be high. In this condition the SET MIN pin of chip #2 will be asserted HIGH and thus all of the latches of chip #2 will be reset and the device will be set at its minimum delay. Chip #1, on the other hand, will have both SET MIN and SET MAX deasserted so that its delay will be controlled entirely by the address bus A0--A9. If the delay needed is greater than can be achieved with 1023 gate delays (1111111111 on the A0--A9 address bus) D10 will be asserted to signal the need to cascade the delay to the next EP196B device. When D10 is asserted, the SET MIN pin of chip #2 will be deasserted and SET MAX pin asserted resulting in the device delay to be the maximum delay. Table 12 shows the delay time of two EP196B chips in cascade. To expand this cascading scheme to more devices, one simply needs to connect the D10 pin from the next chip to the address bus and CASCADE outputs to the next chip in the same manner as pictured in Figure 7. The only addition to the logic is the increase of one line to the address bus for cascade control of the second programmable delay chip.
TO SELECT MULTIPLEXERS
BIT 0 D0 Q0 LEN SET MIN SET MAX
Set Reset
BIT 1 D1 Q1 LEN
Set Reset
BIT 2 D2 Q2 LEN
Set Reset
BIT 3 D3 Q3 LEN
Set Reset
BIT 4 D4 Q4 LEN
Set Reset
BIT 5 D5 Q5 LEN
Set Reset
BIT 6 D6 Q6 LEN
Set Reset
BIT 7 D7 Q7 LEN
Set Reset
BIT 8 D8 Q8 LEN
Set Reset
BIT 9 D9 Q9 LEN
Set Reset
Figure 8. Expansion of the Latch Section of the EP196B Block Diagram
http://onsemi.com
13
MC100EP196B
Table 12. Delay Value of Two EP196B Cascaded
VARIABLE INPUT TO CHIP #1 AND SETMIN FOR CHIP #2 INPUT FOR CHIP #1 D10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 D8 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 D7 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 D6 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 D5 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 D4 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 D3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 D2 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 D1 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 1 D0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 1 Delay Value 0 ps 10 ps 20 ps 30 ps 40 ps 50 ps 60 ps 70 ps 80 ps 160 ps 220 ps 640 ps 1280 ps 2560 ps 5120 ps 10230 ps Total Delay Value 4400 ps 4410 ps 4420 ps 4430 ps 4440 ps 4450 ps 4460 ps 4470 ps 4480 ps 4560 ps 4720 ps 5040 ps 5680 ps 6960 ps 9520 ps 14630 ps
VARIABLE INPUT TO CHIP #1 AND SETMAX FOR CHIP #2 INPUT FOR CHIP #1 D10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 D8 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 D7 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 D6 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 D5 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 D4 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 D3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 D2 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 D1 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 1 D0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 1 Delay Value 10240 ps 10250 ps 10260 ps 10270 ps 10280 ps 10290 ps 10300 ps 10310 ps 10320 ps 10400 ps 10560 ps 10880 ps 11520 ps 12800 ps 15360 ps 20470 ps Total Delay Value 14640 ps 14650 ps 14660 ps 14670 ps 14680 ps 14690 ps 14700 ps 14710 ps 14720 ps 14800 ps 14960 ps 15280 ps 15920 ps 17200 ps 19760 ps 24870 ps
http://onsemi.com
14
MC100EP196B
Multi-Channel Deskewing
The most practical application for EP196B is in multiple channel delay matching. Slight differences in impedance and cable length can create large timing skews within a high-speed system. To deskew multiple signal channels, each channel can
be sent through each EP196B as shown in Figure 9. One signal channel can be used as reference and the other EP196Bs can be used to adjust the delay to eliminate the timing skews. Nearly any high-speed system can be fine-tuned (as small as 10 ps) to reduce the skew to extremely tight tolerances.
EP196B
IN IN #1
Q Q
EP196B IN IN #2 Q Q
EP196B IN IN #N Control Logic Digital Data Q Q
Figure 9. Multiple Channel Deskewing Diagram Measure Unknown High Speed Device Delays
EP196Bs provide a possible solution to measure the unknown delay of a device with a high degree of precision. By combining two EP196Bs and EP31 as shown in Figure 10, the delay can be measured. The first EP196B can be set to SETMIN and its output is used to drive the unknown delay device, which in turn drives the input of a D flip-flop of EP31. The second EP196B is triggered along with the first EP196B and its output provides a clock signal for EP31. The programmed delay of the second EP196B is varied to detect the output edge from the unknown delay device.
CLOCK CLOCK EP196B IN IN #1 Q Q
If the programmed delay through the second EP196B is too long, the flip-flop output will be at logic high. On the other hand, if the programmed delay through the second EP196B is too short, the flip-flop output will be at a logic low. If the programmed delay is correctly fine-tuned in the second EP196B, the flip-flop will bounce between logic high and logic low. The digital code in the second EP196B can be directly correlated into an accurate device delay.
Unknown Delay Device D EP31 Q
EP196B IN IN #2 Q Q
CLK
Q
Control Logic
Figure 10. Multiple Channel Deskewing Diagram
http://onsemi.com
15
MC100EP196B
Q Driver Device Q Zo = 50 W 50 W 50 W D Zo = 50 W D Receiver Device
VTT VTT = VCC - 2.0 V
Figure 11. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)
ORDERING INFORMATION
Device MC100EP196BFA MC100EP196BFAG MC100EP196BFAR2 MC100EP196BFAR2G MC100EP196BMNG MC100EP196BMNR4G Package LQFP-32 LQFP-32 (Pb-Free) LQFP-32 LQFP-32 (Pb-Free) QFN-32 (Pb-Free) QFN-32 (Pb-Free) Shipping 250 Units / Tray 250 Units / Tray 2000 / Tape & Reel 2000 / Tape & Reel 74 Units / Rail 1000 / Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
Resource Reference of Application Notes
AN1405/D AN1406/D AN1503/D AN1504/D AN1568/D AN1672/D AND8001/D AND8002/D AND8020/D AND8066/D AND8090/D - ECL Clock Distribution Techniques - Designing with PECL (ECL at +5.0 V) - ECLinPSt I/O SPiCE Modeling Kit - Metastability and the ECLinPS Family - Interfacing Between LVDS and ECL - The ECL Translator Guide - Odd Number Counters Design - Marking and Date Codes - Termination of ECL Logic Devices - Interfacing with ECLinPS - AC Characteristics of ECL Devices
http://onsemi.com
16
MC100EP196B
PACKAGE DIMENSIONS
32 LEAD LQFP CASE 873A-02 ISSUE C
-T-, -U-, -Z- AE P V V1 DETAIL Y
BASE METAL
A1
32
A
25
4X
0.20 (0.008) AB T-U Z
1
-T- B B1
8
-U-
17
N
9
S
8X
M_
R
J
G -AB-
SEATING PLANE
DETAIL AD CE
SECTION AE-AE
-AC- 0.10 (0.004) AC 0.250 (0.010) H W X DETAIL AD K Q_
GAUGE PLANE
http://onsemi.com
17
0.20 (0.008)
9
-Z- S1
0.20 (0.008) AC T-U Z
F
D
M
4X
AC T-U Z
DETAIL Y
AE
EE EE EE EE
MC100EP196B
PACKAGE DIMENSIONS
QFN32 5*5*1 0.5 P CASE 488AM-01 ISSUE O
A B
NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS MIN NOM MAX 0.800 0.900 1.000 0.000 0.025 0.050 0.200 REF 0.180 0.250 0.300 5.00 BSC 2.950 3.100 3.250 5.00 BSC 2.950 3.100 3.250 0.500 BSC 0.200 --- --- 0.300 0.400 0.500
D
PIN ONE LOCATION
2X 2X
0.15 C 0.15 C 0.10 C
32 X
0.08 C L
32 X
32 X b 0.10 C A B
0.05 C BOTTOM VIEW 0.28
32 X
ECLinPS is a trademark of Semiconductor Components Industries, LLC.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
EE EE
TOP VIEW SIDE VIEW
9 8
E
(A3) A A1 C
EXPOSED PAD 16 SEATING PLANE
DIM A A1 A3 b D D2 E E2 e K L
SOLDERING FOOTPRINT*
5.30 3.20 0.63
32 X
D2
K
17 32 X
E2
1 32 25 24
e
3.20 5.30
0.50 PITCH
DIMENSIONS: MILLIMETERS
28 X
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
18
MC100EP196B/D

▲Up To Search▲

Price & Availability of MC100EP196B

	To Download MC100EP196B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .